



RS780Q-LM3

VER:1.01

2009 / 11 / 9

SCHEMATICS TABLE:

Page	Index	Page	Index
1	COVER PAGE	19	PCIE-16X/1X
2	BLOCK DIAGRAM	20	USB, 5VDUAL SWITCH
3	HT,CPU MEMORY	21	PCI SLOT
4	CPU CONTROL & MISC	22	LPC SIO ITE8720
5	CPU PWR & GND	23	PS2 / COM PORT
6	DDR3 DIMM Socket	24	LAN(RTL8103EL/RTL8111DL)
7	RS780-HT LINK I/F	25	AUDIO ALC662
8	RS780-PCIE I/F	26	AUDIO ALC662(PANEL)
9	RS780-SYSTEM I/F	27	CPU VCORE ISL6323B
10	RS780-SPMEM/STRAPS	28	DC POWER, DDRIII POWER
11	RS780-POWER	29	NB CORE POWER
12	CLOCK GENERATOR-SLG8LP625	30	PANEL,ATX24P,SMRTFAN,BUZZER
13	SB700-PCIE/PCI/CPU/LPC/CLK	31	POWER ENABLE
14	SB700-ACPI/GPIO/USB/AUDIO	32	Attention
15	SB700-POWER & DECOUPLING	33	Power Sequence
16	SB700-SATA/IDE/HWM/SPI	34	Reset Diagram
17	SB700-STRAPS	35	Power Distribution
18	VGA / HDMI	36	History

PCB Size: 244mm*224mm

PCB STACK: L1:TOP

L2:PWR

L3:GND

L4:BOTTOM

2116, 5mils, 60 ohm

GPIO Pin

SB710


Name	Pin	Voltage	Function	Note
IMC_GPIO8	A18	3.3V_S5	F_USB1 detect	
IMC_GPIO9	B18	3.3V_S5	F_USB2 detect	
IMC_GPIO10	F21	3.3V_S5	F_USB3 detect	
IMC_GPIO11	D21	3.3V_S5	LC CLR_CMOS	
GPIO5	Y19	3.3V	F_AUDIO detect	
GPIO14	J1	3.3V_S5	Use to control USB dual power	default=Low

ITE8720


Name	Pin	Voltage	Function	Note
GP14	31	5V	COM1 detect	
GP22	25	5V_S5	Power LED0	
GP23	24	5V_S5	Power LED1	
GP30	19	5V	BEEP	
GP31	18	5V	BIOS reserve	
GP34	14	5V	BIOS reserve	
GP35	13	5V	BIOS reserve	
GP40	79	5V_S5	VDIMM Dual switch	
GP33	16	5V	Sensor header ID1	
GP47	66	5V	Sensor header ID2	
GP50	48	5V	BIOS reserve	

Elitegroup Computer Systems			
Title			
Cover Page			
Size	Document Number		Rev
Custom	RS780Q-LM3		1.01
Date:	Monday, November 09, 2009		Sheet 1 of 37


CPU VCORE
ISL6323B




HT LINK



VDDA_2P5V for CPU PLL









Note: Update with new clock termination scheme, if necessary.



2009 6 6 V0.1
Del level shift
for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down



2009 11 9 V1.0 to V1.01
Change EC43 from 100uF to
470uF for VDDA_1,2 overshoot

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down










2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down








2009 6 6 V0.1
The Side Band Interface bus is not used
and del ohm for cost down

CPU Control and Miscellaneous







2009 6 29 V0.1
Add R240 reserved
for PBI_L function







2009 6 29 V0.1
Add R240 reserved
for PBI_L function



2009 6 29 V0.1
Add R240 reserved
for PBI_L function



2009 6 29 V0.1
Add R240 reserved
for PBI_L function



TP54 ● H_CADOUT_P0
 TP55 ● H_CADOUT_N0
 TP56 ● H_CADOUT_P1
 TP57 ● H_CADOUT_N1
 TP58 ● H_CADOUT_P2
 TP59 ● H_CADOUT_N2
 TP60 ● H_CADOUT_P3
 TP61 ● H_CADOUT_N3
 TP62 ● H_CADOUT_P4
 TP63 ● H_CADOUT_N4
 TP64 ● H_CADOUT_P5
 TP65 ● H_CADOUT_N5
 TP66 ● H_CADOUT_P6
 TP67 ● H_CADOUT_N6
 TP68 ● H_CADOUT_P7
 TP69 ● H_CADOUT_N7

 STP40 ● H_CADOUT_P8
 STP41 ● H_CADOUT_N8
 STP42 ● H_CADOUT_P9
 STP43 ● H_CADOUT_N9
 STP44 ● H_CADOUT_P10
 STP45 ● H_CADOUT_N10
 STP46 ● H_CADOUT_P11
 STP47 ● H_CADOUT_N11
 STP48 ● H_CADOUT_P12
 STP49 ● H_CADOUT_N12
 STP50 ● H_CADOUT_P13
 STP51 ● H_CADOUT_N13
 STP52 ● H_CADOUT_P14
 STP53 ● H_CADOUT_N14
 STP54 ● H_CADOUT_P15
 STP55 ● H_CADOUT_N15

 TP70 ● H_CLKOUT_P0
 TP71 ● H_CLKOUT_N0
 STP56 ● H_CLKOUT_P1
 STP57 ● H_CLKOUT_N1


 TP72 ● H_CTLOUT_P0
 TP73 ● H_CTLOUT_N0
 STP58 ● H_CTLOUT_P1
 STP59 ● H_CTLOUT_N1

3 H_CADOUT_P0
 3 H_CADOUT_N0
 3 H_CADOUT_P1
 3 H_CADOUT_N1
 3 H_CADOUT_P2
 3 H_CADOUT_N2
 3 H_CADOUT_P3
 3 H_CADOUT_N3
 3 H_CADOUT_P4
 3 H_CADOUT_N4
 3 H_CADOUT_P5
 3 H_CADOUT_N5
 3 H_CADOUT_P6
 3 H_CADOUT_N6
 3 H_CADOUT_P7
 3 H_CADOUT_N7



 3 H_CADOUT_P8
 3 H_CADOUT_N8
 3 H_CADOUT_P9
 3 H_CADOUT_N9
 3 H_CADOUT_P10
 3 H_CADOUT_N10
 3 H_CADOUT_P11
 3 H_CADOUT_N11
 3 H_CADOUT_P12
 3 H_CADOUT_N12
 3 H_CADOUT_P13
 3 H_CADOUT_N13
 3 H_CADOUT_P14
 3 H_CADOUT_N14
 3 H_CADOUT_P15
 3 H_CADOUT_N15

 3 H_CLKOUT_P0
 3 H_CLKOUT_N0
 3 H_CLKOUT_P1
 3 H_CLKOUT_N1

 3 H_CTLOUT_P0
 3 H_CTLOUT_N0
 3 H_CTLOUT_P1
 3 H_CTLOUT_N1




PART 1 OF 6
 HYPER TRANSPORT CPU I/F





2009 6 6 V0.1
 Del R153,R142
 for not Co-lay RS740

2009 6 6 V0.1
 Del SR32,SR33
 for not Co-lay RS740

HT LINK STITCHING CAPS.



Elitegroup Computer Systems
 Title
 RS780-HT LINK I/F
 Size Custom Document Number
 RS780Q-LM3
 Date: Monday, November 09, 2009 Sheet 7 of 36 Rev 1.01




RS780 difference table (Control signal)

	RS780
NB_PWRGD	1.8V IN
ALLOW_LDTSTOP	OD/3.3V IN
H_STOP_L	3.3V IN/OD
SYSTEMRESETb	3.3V IN

RS780 JTAG PIN MAPPING


	RS740/RS780
TRST	TEST_EN
TMS(TP220)	DDC_DATA(TP223)
TDI	I2C_DATA
TCK	I2C_CLK
TDO(TP218)	TMDS_HPD(TP221)




RS780 DEBU PIN MAPPING

	RS780
DEBUG_OUT0	LVDS_DIGON
DEBUG_OUT1	LVDS_ENA_BL
DEBUG_OUT2	LVDS_BLO
DEBUG_OUT3	TMDS_HPD
DEBUG_OUT4	AUX1N
DEBUG_OUT5	AUX1P
DEBUG_OUT6	HPD
DEBUG_OUT7	AUX_CAL

Date: Monday, November 09, 2009 Sheet 10 of 36




2009 6 10 V0.1
change SC18~SC9 from 22U to 4.7U
for AMD Schematic Checklist



2009 6 6 V0.1
Del R195
for not Co-Lay RS740

RS740/RS780 POWER DIFFERENCE TABLE

PIN NAME	RS740	RS780	PIN NAME	RS740	RS780
VDDHT	NC	+1.1V	IOPLLVD	+1.2V	+1.1V
VDDHTRX	NC	+1.1V	AVDD	+3.3V	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDDI	+1.8V	+1.8V
VDDA18PCIE	NC	+1.8V	AVDDQ	+1.8V	+1.8V
VDD18	+1.8V	+1.8V	PLLVD	+1.2V	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	+1.8V	+1.8V
VDDPCIE	+1.2V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V
VDDC	+1.2V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	+1.8V	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	+1.8V
VDD33	+3.3V	+3.3V	VDDL18	+1.8V	+1.8V
IOPLLVD18	+1.8V	+1.8V	VDDL33	+3.3V	NC




Elitegroup Computer Systems


Title: **RS780-POWER**

Size: Custom Document Number


Rev: **1.01**

Date: Friday, November 13, 2009 Sheet 11 of 36





2009 6 29 V0.1
Add C29 reserved
for EMI




2009 6 6 V0.1
Del RJ14,RJ15
for coat down

STRAP of ROM select--Default is SPI ROM

IMC_GPIO17



IMC_GPIO16



IMC_GPIO17 IMC_GPIO16

ROM TYPE:

H, H = Reserved

H, L = SPI ROM DEFAULT

L, H = LPC ROM

L, L = FWH ROM

REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3			LPC_CLK0	LPC_CLK1	AZ_RST#
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS			ENABLE PCI MEM BOOT	CLKGEN ENABLED	IMC ENABLED
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	IMC DISABLED DEFAULT

RS780 A13 *:
 • GREEN/BLUE: Connected to GND through two separate 150-? 1% resistors.
 • RED: Connected to GND through two separate 140-? 1% resistors.

2009 7 30 V0.1 to V0.2
 Add reserved +VCC_VGA source
 for HDMI

2009 6 30 V0.1
 Change Location to VGA
 for Lenovo request

2009 7 28 V0.1 to V0.2
 Add reserved C5,C6,C7 for VGA noise

2009 7 28 V0.1 to V0.2
 Power name Change +VCC_DDC_VGA
 for DVI change to HDMI

2009 6 6 V0.1
 Del level shift
 for not co-lay RS740

2009 6 6 V0.1
 Del level shift
 for not co-lay RS740

AZ1045-040U-S Note:
 1.The VCC to GND capacitors(C254,C255) pull between
 pin3 white pin6 and use minimum via (have induction)
 default reserved (Stuff ESD IC)
 2.The ESD IC Pin 6, 7, 9, 10 NC for layout trace can do
 a beeline

2009 8 4 V0.1 to V0.2
 U8 pin1,2,9,10 and 4,5;7,6
 swap for HDMI Layout

2009 6 6 V0.1
 Del for NB use RS760,
 for DVI Single-Link (RS760 only support Single-Link)


2009 6 19 V0.1
 SWAP CHOKE19-CHOKE22
 for Layout

2009 8 4 V0.1 to V0.2
 CHOKE21,CHOKE22
 swap for HDMI Layout



2009 7 28 V0.1 to V0.2
 Change DVI to HDMI
 for Lenovo SPBC. change

HDMI Conn. P/N:
 10-083-019631 (HI-TOP)


2009 11 9 V1.0 to V1.01
 1.Change HDMI conn. use
 have screw hole for EMI




5V_DUAL FOR
USB,PS2,DIMM








USB 0,1




USB 2,3





USB 4,5




REAR SIDE 4 PORTS



USB STITCHING CAPS







IT8720 Power On Strapping Options

Symbol	value	Description
JP3	Flashseg1_EN	1 Disabled.
Pin 124	0	Flash I/F Address Segment 1 is enabled
JP4	K8PWR_EN	1 K8 power sequence function is disabled
Pin 126	0	K8 power sequence function is enabled
JP3 & JP5	FAN_CTL_SEL	11 The default value of EC Index 15h/16h/17h is 40h
Pin 124	01	The default value of EC Index 15h/16h/17h is 7Fh(Fan off)
& 46	00	The default value of EC Index 15h/16h/17h is 00h(Fan full speed)
JP5	WDT_EN	1 Disable WDT to rest PWROK
Pin46	0	Enable WDT to rest PWROK
JP2/JP6	SVID_EN	11 Disable VID/SVID out pins
Pin122/Pin29	01	For Intel Platform Enable VIDD0-VIDD7 output pins.
	10	For AMD Platform(always serial output) Enable SVD(Pin3)/SVC(Pin31)Output pins
	00	For AMD Platform(Serial-IN/Serial-Out and Parallel-IN/Parallel-Out It is selected by CPU










FAN_CTL_SEL



Note:(JP1-JP6)
If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low.








2009 8 19 V0.2 to V1.0
Change SB_PWRGD direction






2009 7 28 V0.2
Add pull high for give GP10 pin default value reserved GPIO for ROM change



2009 6 6 V0.1
Del R423,R422,C440 monitor function



COM




PS2



Close to PSKBM1 connector

	NR1A	R#
Normal	-12V	High
Active	+12V	Low




2009 6 30 V0.1
Change Location to AUDIO
for Lenovo request

2009 6 26 V0.1
Change net connect
for vendor review

2009 7 29 V0.1 to V0.2
Del net and change R88,R98
to previous page

about BAT54A concern




Line in
Can't become MIC in

Front out
Can't become MIC in


Mic in

2009 6 9 V0.1
Del R3,R2,C2,C1,R1,R6,C19,U1,
R4,D3,MONO_OUT,D2,C22
for SPEC. del MONO OUT function





NEAR F_AUDIO


080911 Realtek recommend




Place in AUDIO1
bottom side.




2009 7 29 V0.1 to V0.2
Del net and change R88,R98
to previous page



DDRIII Voltage



+3.3VSB 1.2VSB



R _{OCF} (Ohm)	27K	43K
Low side MOS	9m	13.5m
R _{DS(on)} (Ohm)		(5V)
CPU (A)	3.6	3.6
1.2V (A)	5.3	5.3
2DIMMs (A)	6	6
I _{OCF} (A)	25	25

2009 7 30 V0.1 to V0.2
Power inductor use
no top cover for Lenovo
request cost

08-413-155100

Switching Output Voltage=0.8V*(1+RT/RB)

H VDIMM FB 4

```
+VDIMM:
Low  disable
High enable
```


DIMM_STR_EN

ATHLON64 POWER GOOD & ENABLES CIRCUIT


```
2009 6 6 V0.1
Del reserved
AMD Power sequence
function
```

```
2009 6 6 V0.1
Move DIMM_STR_EN Pull high +5VSB R393 to Page 28
for Del reserved
AMD Power sequence
function
```

2009 6 6 V0.1
Del H7,H8 for PCB SIZE change to 244*224mm



Lenovo request
0.1A to 1.0



POWER GOOD & ENABLES

2009 7 29 V0.1 to V0.2
D29,D30 stuff for reset issue

SS0520 >>>> 03-021-252040


14,20,22 SLP_S3- >>>
080909 lenovo
recommand

```
2009 6 6 V0.1
D30,D31 reserved for
AMD Power sequence
function(Use SIO8720 sequence)
```

2009 8 19 V0.2 to V1.0
Change SB_PWRGD direction

POWER GOOD CIRCUIT

2008.07.02:
Add IO AMD power sequence



2009 6 6 V0.1
Del minimum load function



SB710



Name	Type	Voltage	Default	Functional Description	Function
GPIO4	I/O	3.3V	Input	Smartvolt Select 1/Serial ATA Interlock 2/GPIO 4	H_PRESENT_L
IMC_GPIO8	I/O	3.3V_S5	Input	IMC_GPIO8	F_USB1 detect
IMC_GPIO9	I/O	3.3V_S5	Input	IMC_GPIO9	F_USB2 detect
IMC_GPIO10	I/O	3.3V_S5	Input	IMC_GPIO10	F_USB3 detect
IMC_GPIO11	I/O	3.3V_S5	Input	IMC_GPIO11	LC CLR_CMOS
IMC_GPIO13	I/O	3.3V_S5	Input	Low Voltage SMBus Clock 3/IMC_GPIO13	SMCLK3
IMC_GPIO14	I/O	3.3V_S5	Input	Low Voltage SMBus Data 3/IMC_GPIO14	SMDATA3
GPIO5	I/O	3.3V	Input	SMARTVOLT2/SHUTDOWN#/GPIO5	F_AUDIO detect
GPIO9	I/O	3.3V	Input	DDC1_SCL/GPIO9	N/A
GPIO8	I/O	3.3V	Input	DDC1_SDA/GPIO8	N/A
GPIO66	I/O	3.3V_S5	Input	Low-Low Battery/GPIO 66	LPCPD_N
GPIO14	I/O	3.3V_S5	Output	Use to control USB dual power	GPO14


ITE8720

Name	Type	Voltage	Functional Description	Function
GP14	I/O	5V	Serial VID clock/PECI request/GPIO14	COM1 detect
GP22	I/O	5V_S5	Serial flash clock/GPIO22	Power LED
GP23	I/O	5V_S5	Serial flash in data/GPIO23	SUS LED
GP30	I/O	5V	Voltage ID0/GPIO30	BEEP
GP31	I/O	5V	Voltage ID1/GPIO31	BIOS reserve
GP34	I/O	5V	Voltage ID4/GPIO34	BIOS reserve
GP35	I/O	5V	Voltage ID5/GPIO35	BIOS reserve
GP40	I/O	5V_S5	3VSB SW/GP40	Dual switch
GP33	I/O	5V	VID3/GP33	Sensor header ID1
GP47	I/O	5V	IR output/GP47	Sensor header ID2
GP50	I/O	5V	Serial flash data output/GPIO50	BIOS reserve

For 104







ATX4P1
12V +/-5%

ATX P/S WITH 1A STBY CURRENT					
5VSB +/-5%	5V +/-5%	3.3V +/-5%	12V +/-5%	-12V +/-5%	

CPU PW
12V +/-5%

INTELSIL 6323

0.75V LINEAR
UP7711

CPU_VDD_RUN (S0 , S1) CPU_VDDNB_RUN

DDR_VTT
(S0 , S1 , S3)

VDDA_2P5V
(S0 , S1)

VDIMM
(S0 , S1 , S3)

NB_VCC
(S0 , S1)

+1.8V
(S0 , S1)

1.2V MOSFET
LINEAR
TO252

+1.2V HT_1P2V

+5VDUAL_MEM
P2301+MN252
(S0 , S1 , S3)

UP6109 SW
POWER1.5V
TO252 * 2

2.5V MOSFET
LINEAR
TO252

UP6109 SW
POWER1.1V
TO252 * 2

1.8V MOSFET
LINEAR
TO252

3.3VSB LDO
REGULATOR
1085

1.2VSB LINEAR
UP7711

+1.2VSB
(S0 , S1 , S3)

+3.3VSB
(S0 , S1 , S3)

AO4609

5V_DUAL

AO4609

5VDUAL_IN

5VAA LDO
REGULATOR
78L05

PCI Slot	
3.3V	7.6A
12V	0.5A
5V	5.0A
-12V	0.1A
3.3Vaux	0.375A

PCI-E-1X (2 slot)	
3.3V	3.0A
12V	0.5A
3.3Vaux	0.375A

PCI-E-16X	
3.3V	3.0A
12V	5.5A
3.3Vaux	0.375A

USB X6 FR
5V_DUAL 2.0A

USB X6 RL	2XPS/2
5VDUAL_IN 2.0A	5VDUAL_IN 1.0A

AM3
VCORE 0.8~1.55 100A
DDRIII MEM I/F VTT 2A
DDRIII MEM I/F VDD 12A
VDDA 2.5V 0.2A
VLDI 1.2V 1.4A

RS780
NB CORE VDDC 1.1V 10A
AVDD VDD33 3.3V 0.135A
AVDDDI 15mA
AVDDQ 5mA
PLLAVDD15 15mA
VDDA18HTPLL 15mA
VDDA18PCIEPLL 85mA
VDDL18 210m
AVDDLTP18 10mA
VDDA18PCIE 500mA
VDD18 10mA
VDD18_MEM 20mA
1.8V total 0.885A
VDDHTTX 1.2V 0.25A

SB700/SB710
3.3V VDDQ 131mA
1.2V PCIE_VDDR 804mA
1.2V AVDD_SATA 500mA
1.2V VDD 600mA
3.3VSB AVDDTX 658mA
3.3V AVDDCK 47mA
1.2V AVDDCK 62mA
3.3VSB AVDDC 17mA
1.2VSB USB_PHY 197mA

ETHERNET
3.3VSB AVDD33 mA

SUPER I/O
5VSB 14 mA
BAT3.3V

AZALIA
3.3V DVDD 0.3A
5V AVDD 0.1A

REVISION HISTORY: